表示パネル駆動回路、液晶表示装置

Abstract

A display panel drive circuit includes a shift register (10a) constructed of unit circuits (SC1 to SCm) connected in stages. The unit circuits generate signal line selection signals (G1 to Gm), respectively, which signal line selection signals are made active for a respective certain period of time to form a respective pulse, and the pulses are outputted successively from respective unit circuits in order of ordinal number starting from a first stage until an end stage. Each of the unit circuits receive (i) clock signals (CK1 and CK2) generated based on a sync signal received from outside of the display panel drive circuit, (ii) a start pulse signal (GSP) generated based on the sync signal, or a signal line selection signal generated in a stage different from its own stage, and (iii) a clear signal (CLR). The clear signal (CLR) is made active in a case where anomalousness is included in the sync signal, and no pulse is outputted from the shift register (10a) until a subsequent vertical scanning period starts. This configuration achieves a display panel drive circuit which prevents display disorder or holds down increase in load given to a power source, each of which occurs in a case where anomalousness is included in the sync signal (VSYNC, HSYNC, or DE).

Claims

Description

Topics

Download Full PDF Version (Non-Commercial Use)

Patent Citations (8)

    Publication numberPublication dateAssigneeTitle
    JP-2001134244-AMay 18, 2001Toshiba Corp, 株式会社東芝Planar display device and its driving method
    JP-2002268602-ASeptember 20, 2002Canon Inc, キヤノン株式会社駆動装置、駆動方法及び画像形成装置
    JP-2006098923-AApril 13, 2006Toshiba Matsushita Display Technology Co Ltd, 東芝松下ディスプレイテクノロジー株式会社Flat display device
    JP-2006113384-AApril 27, 2006Sharp Corp, シャープ株式会社Liquid crystal display apparatus and method for preventing malfunction in liquid crystal display apparatus
    JP-2007202126-AAugust 09, 2007Semiconductor Energy Lab Co Ltd, 株式会社半導体エネルギー研究所半導体装置、表示装置、及び電子機器
    JP-2008241828-AOctober 09, 2008Hitachi Displays Ltd, 株式会社 日立ディスプレイズ表示装置
    JP-2009109955-AMay 21, 2009Mitsubishi Electric Corp, 三菱電機株式会社Timing controller for matrix display device, and liquid crystal display device adopting the same
    JP-S63288499-ANovember 25, 1988Fujitsu LtdReset circuit

NO-Patent Citations (0)

    Title

Cited By (0)

    Publication numberPublication dateAssigneeTitle